A new dual resonant type current ramping power supply was built and tested. This paper describes experimental results on several different current waveforms: a triangular waveform with flat bottom, a trapezoidal wave with flat bottom and a waveform with reduced fall time. This paper also analyses the advantages of this type of power supply and the potential applications.
I INTRODUCTION
Cowentionally, synchrotron ring magnet power supplies adopt resonant system with DC-bia~[',~.',~,~ or phase-controlled rectifier~'~".''. The former, most@ used for fast-cycling -synchrotrons, requires highly precise resonant frequency, and fixed cycle time. The advantage is that it eliminates the requirement of a large amount of reactive power. The latter approach, mostly used for slow-cycling synchrotrons, needs a large .amount of reactive power compensation. But the load current waveforms and the cycle time can vary.
The dual resonant power supply [8. 9N can produce flat top and flat bottom current pulse. 
I1 PRINCIPLE AND WORKING PROCESS DESCRIPTION
Figure1 is a diagram of the main circuit. The parts framed in dotted lines are optional depending on whether non-zero flat bottom or flat top is required. In Figure 1 , LM and RM are the inductance and resistance of the load magnet respectively. PSO, PSI, PS2 are DC regulators. C is bank of capacitors for energy storage.
In a steady cycle, during the bottom period, the SCR has been on, and the voltage on the energy storage capacitor C is charged to its full value of u=U. At f'f,, IGBTl and IGBT2 DI and D2 are off due to negative bias. This completes a full cycle, and the capacitor C i s charged to Uagain.
When the system is turned on initially, the energy provided by the DC power supplies PSI and PS2 exceeds that lost in the circuit. The voltage on capacitor C and the load current build up over many cycles. M e r this transitional period the provided energy by the DC power supplies equals that lost in the circuit and the system enters a steady state.
In some cases, it is desirable to reduce the fall time.
We can achieve this easily by reconfiguring the capacitor bank. For example, if we want to reduce it to one nth, C is divided into n units. Each unit has a capacitance of Cin These units are connected with 3(n-I) diodes as shown in Figure 3 . This ensures that all capacitors are discharged in parallel (in rising period) and charged in series (in falling period). The fall time will be reduced approximately to one nth. Construction of an experimental set started at the beginning of April last year. By the beginning of July we had completed several experiments and recorded the waveforms of load current and capacitor voltage (see Fig.   4 to Fig. 8 ). The basic principle of the suggested design is fully verified.
1V EXPERIMENT RESULTS
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The fall time is reduced using two capacitors in seriesiparallel configuration.
V SUMMARY
The flat bottom and top sections of the current waveform are directly provided by DC regulators. The rising and falling sections are generated by resonance of the energy storage capacitors, which are in series with DC regulators and the load inductance. Through properly set switch timings, transition between sections is optimized. The main characteristics are: energy store capacitor is charged automatically by the induced high voltage generated in the load inductor.
Using electrolytic capacitors as stored energy capacitors helps reduce cost and space. It is a viable alternative to other designs of slow cycling power supplies. It makes no strict demands on the capacitance value of the capacitor. So long as it is larger than a minimum value, the system can work properly. The larger the capacitance is, the lower the its charging voltage is, and the more linear the rising and falling sections of the load. current are, and the lower the voltages across the IGBTs and diodes are, and also the lower the total power consumption is. VI REFERENCE
